Design and analysis of SIC: a provably timing-predictable pipelined processor core Academic Article