Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors Article uri icon