Design Optimizations for Tiled Partially Reconfigurable Systems Article uri icon